ABSTRACT Flexible In 2 O 3 nanowire transistors gated by microporous SiO 2 -based solid electrolytes are fabricated on paper substrates at room temperature. Low-voltage (1.0 V) operation of these devices is realized owing to the large electric-double-layer capacitance of (1.73 µF/cm 2 at 20 Hz) of the microporous SiO 2 solid electrolytes, which were deposited at room temperature. The subthreshold swing, current on/off ratio, and field-effect mobility of the paper-based nanowire transistors are estimated to be 74 mV/decade, 1.7×10 6 , and 218.3 cm 2 /V·s, respectively. These low-voltage paper-based nanowire transistors show promise for use in portable flexible paper electronics and low-cost portable sensors.
I. INTRODUCTION
Semiconducting nanowire transistors are ideal building blocks for sensor applications and many state-of-the-art electronic devices [1] , [2] . These components may allow portable low-cost nanoelectronic devices, with low operation voltages, to be realized. Recently, the fabrication of semiconductor devices on paper substrates has drawn great interest, because paper is an abundant and recyclable resource [4] , [5] . Transistors on paper substrates have the advantages of being low-cost, disposable, flexible, and lightweight [3] - [7] . Moreover, simpler fabrication processes, are highly desirable for lowing costs in the electronics industry. We have reported that In 2 O 3 nanowire transistors on glass substrates [8] . To date, there has been no effort to use metal oxide semiconducting nanowire transistors with paper substrates.
In this letter, paper-based In 2 O 3 nanowire transistors gated by microporous SiO 2 -based electrolyte film are fabricated at room temperature using a nickel transmission electron microscope (TEM) grid as a mask. The unique features of these paper-based In 2 O 3 nanowire transistors include: (i) paper is a widely abundant and easily recyclable resource; (ii) a whole device can be formed with a single nickel TEM grid mask, without the need for complicated and expensive ion beam/electron beam lithography. The operation voltage of these paper-based nanowire transistors were as low as 1.0 V, owing to the large electric-double-layer (EDL) specific capacitance of the microporous SiO 2 -based electrolytes. Moreover, the field-effect electron mobility, current on/off ratio, and subthreshold swing of the nanowire devices were estimated to be 218.3 cm 2 /V·s, 1.7×10 6 , and 74 mV/decade, respectively. The figure of merit of this kind of nanowire transistors is emphasis on cost reduction and low power consumption. It is possible that there are many applications where a fast switching is not required, such as portable sensors.
II. EXPERIMENTAL DETAILS
In 2 O 3 nanowires were synthesized by the vapor-liquidsolid (VLS) growth mechanism. A similar process has been described in detail in a previous publication [9] . The entire fabrication process for the paper-based In 2 O 3 nanowire transistors gated by a microporous SiO 2 -based electrolyte film was performed on a Micromanipulator 1555 probe station at room temperature. The whole process can be divided into five stages: (1) a Al gate electrode, with a thickness of 300 nm, was deposited on the paper substrates by magnetron sputtering. The 2.0-µm-thick microporous SiO 2 film and ITO (200 nm) source/drain electrodes fabrication process was described in detail in our previous publication [8] . The electrical characteristics of the 2168-6734 c 2017 IEEE. Translations and content mining are permitted for academic research only.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. 141 In 2 O 3 nanowire transistors were measured with a Keithley 4200 semiconductor parameter analyzer. The capacitancefrequency measurements were performed with a WK 6500B precision impedance analyzer. Fig. 1(a) shows a low resolution scanning electron microscopy (SEM) image of the In 2 O 3 nanowires. Notably the surfaces of In 2 O 3 nanowires were clean and smooth without any visible particles or impurities. The length of the nanowires was in the range 1-10 mm, and the diameter was about 100 nm, as shown in the inset of Fig. 1(a) . Fig. 1(b) shows a schematic structure of an individual In 2 O 3 nanowire transistor on the paper substrate. The TEM nickel grid was placed with its bar orientation parallel to the direction of the In 2 O 3 nanowire, which was achieved using a specially designed sample holder. Fig. 2(a) shows the frequency-dependent capacitance of the microporous SiO 2 based-solid electrolyte gate dielectric. A high specific capacitance of 1.73 µF/cm 2 at 20 Hz was measured owing to the EDL effect [10] . The inset in Fig. 2(a) shows a cross-sectional SEM image of the SiO 2 -based electrolyte film. A microporous structure with vertically aligned nanocolumn arrays can be clearly observed. This arrangement is favorable for the EDL formation. To further investigate the electric properties of the SiO 2 electrolyte gate dielectric, the gate leakage current curve (I gs -V gs ) was measured, as shown in Fig. 2(b) . The leakage current was ∼0.5 nA at 1.0 V, which is almost four orders of magnitude smaller than the drain current (I ds ). This result confirmed that the paper-based nanowire transistor performance should not be affected by leakage. These results also confirm that microporous SiO 2 film is an electronically insulating ion-conducting solid-electrolyte dielectric, which allows low-voltage operation of paper-based nanowire transistors. Fig. 3(a) shows the transfer characteristics of the paperbased In 2 O 3 nanowire transistors with V gs swept from -1.0V to 1.0 V and back, measured at V ds =1.0 V. Over this bias range, no notable hysteresis effects were apparent, which indicated that the In 2 O 3 nanowires had few trap states or surface defects. The slopes of the log(I ds )-V gs curves in the sub-threshold region were steep and the subthreshold swing S=dV gs /d(log I ds ) was estimated to be as low as 74 mV/decade at V ds =1 V. A smaller value of S, indicates that it is easier to switch a transistor to its off-state. A large I on/off ratio of 1.7×10 6 with a very low off current level (<5 pA) was obtained. Fig. 3(a) shows the transfer curve square root of the drain current-gate voltage (I ds 1/2 -V gs ) of the paper-based In 2 O 3 nanowire transistors. A small threshold voltage (V th ) of -0.15 V was estimated, which indicated that the transistor operated in a depletion mode. The saturation field-effect electron mobility of this nanowire EDL transistor was estimated to be 218.3 cm 2 /(V.s), the calculation method has been reported in our previous report [8] . Fig. 3(b) shows the typical output characteristics of the paper-based that all of the devices had good ohmic contacts and operated in agreement with the standard theory of field-effect transistors. These paper-based nanowire transistors operated in n-type depletion mode with a high saturation current (∼6 µA) under bias conditions of V ds =1 V. This result indicated that these paper-based nanowire devices would be suitable for low-voltage and/or large on-current applications.
III. RESULTS AND DISCUSSION
To further study the stability and reproducibility of the paper-based In 2 O 3 nanowire transistors, we measured the time dependent drain current and transient response of the unpassivated paper-based In 2 O 3 nanowire transistors in air under ambient conditions, as shown in Fig. 4(a) . The on current increased from 3.2 to 3.5 µA at a constant bias of V ds =1.0 V and V gs =1.0 V, and the off current increased from 1.08 to 3.5 pA at a constant bias of V ds =1.0 V and V gs =-0.6 V, after 600 s of continuous operation. Fig. 4(b) shows the transient response of the nanowire transistors from a pulsed square-shaped V gs with amplitudes of V gs =1.0 V and V gs =-0.6 V, under a constant bias of V ds =1.0 V. The paper-based nanowire devices exhibited good stability and reproducibility as indicated by the on and off current, which was almost unchanged. The drain current on/off ratio also remained almost constant throughout the testing (∼46 testing cycles). These results indicate that no chemical doping or chemical reactions occurred at the SiO 2 flim-nanowire interface when a gate potential was biased [11] . An electrostatic switching mechanism was dominant in these devices.
IV. CONCLUSION
In summary, paper-based In 2 O 3 nanowire transistors gated by microporous SiO 2 -solid electrolytes were fabricated, using TEM nickel grid masks. Electrical results indicated electrostatic field-effect modulation of the current and good transistor behavior from these paper-based nanowire transistors. The paper-based devices exhibited good performance with a high field-effect mobility (218.3 cm 2 /Vs), a steep subthreshold swing (74 mV/dec), and a large on/off ratio (>10 6 ). Such low-voltage paper-based nanowire transistors show great promise for battery-powered, portable, flexible, paper electronics and for low-cost portable sensing applications.
